PRB Data Acquisition Equipment
PRB CSD (V.110) Data Acquisition Equipment
| Overview | |
PRB CSD (v.110) data acquisition board on the basis of PRB's original function, in the hardware level to increase the ITU-T V.110 specification support. PRB CSD data acquisition board can collect CSD data based on itu-t v. 110 specification, and can be applied to the collection and decoding of CTCS3, ETCS2 and other column control messages, and send the decoded column control messages to the background application server through TCP for further decoding, analysis and display. |
|
| Features & Benefits | |
| High Processing Performance |
Decoding the v.110 protocol at the hardware level. |
| Hight Compatibility |
Capable of simultaneously collecting and decoding v. 110, HDLC link, SS7 link and transparent data. |
| Carrier Grade |
JOYIT PRB CSD (V.110) Data Acquisition Equipment satisies carrier grade customer's reliability requirements of 99.99999% to equipment. |
| Maturity & Stability |
The products have been used in China's high-speed rail network for many years, and can decode Huawei GSM-R, Zte GSM-R and Siemens GSM-R. |
| Technical Specifications | |
| Appearance | Standard 6U cPCI Structure |
| Weight | 1 KG |
| Physical Interface | RJ48,75 Ohm & 120 Ohm Trunk |
| Network Interface | RJ45, Dual Redundant 100/1000 Base-T |
| Consumption | 15W (Full Load) |
| Time Synch | PTP + NTP |
| Environment |
Temperature ：-40℃~85℃， RH：≤95%（humidity 40℃±2℃）， Pressure ：70~106Kpa |
| Access | One board maximally 16 E1/T1/J1 |
| Signal Gain(DB) | 0, 14, 20, 26, 32 |
| Link Type | 8K, 16K, 32K, 64K, 2M, Nx64K |
| HDLC Decoding |
Support CRC16、CRC32、CSD (V.110)、Transparent transport protocol, The decoding capability is 2048 channels |
| MLPPP Decoding | With IP Abis interface shard recombination and decoding ability. |
| Probe |
The acquisition and processing capacity of 65kb/s link reaches 1.0erl； The acquisition and processing capacity of 2Mb/s（Nx64K） link reaches 1.0erl |
| Hardware Decoding | Support HDLC, CSD, source code stream hardware decoding. |
| Design Criteria |
E1 physical interface: as recommended by g.703, including 75 ohm non-equilibrium interface or 120 ohm equilibrium interface； Relay clock: ITU-T G.812 specification； Signaling system no.7 (SS7) : conforming to Q700-Q795 specification； PRA：conforming to Q.921-Q.931 specification； CSD：conforming to V.110 specification |
| Cooling System |
CPCI standard chassis with high power fan and integrated temperature control system to ensure air flow and temperature control at the right temperature； Special heat sink and fan are added to the CPU chip with high power consumption to ensure the smooth operation of the system. |
| Certification | CE, RoHS |
| Application | |
 | |
